"Power Reduction by Integrated Within_Clock_Power Gating and Power Gating ..."

Debanjali Nath, Priyanka Choudhury, Sambhu Nath Pradhan (2013)

> Home

Details and statistics

DOI: 10.1007/978-3-642-42024-5_20

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/NathCP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/NathCP13
Debanjali Nath, Priyanka Choudhury, Sambhu Nath Pradhan:
Power Reduction by Integrated Within_Clock_Power Gating and Power Gating (WCPG_in_PG). VDAT 2013: 160-168

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.