


default search action
"An Error-Resilient Area-Efficient Ultra-Low-Power 4-Bit Flash ADC Design ..."
Riyanka Banerjee et al. (2026)
- Riyanka Banerjee, Jay Nangia, M. Santosh, Jai Gopal Pandey:

An Error-Resilient Area-Efficient Ultra-Low-Power 4-Bit Flash ADC Design with Multi-Vt Transistors. LASCAS 2026: 1-5

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












