"A 16-bit carry skip adder designed by reversible logic."

Yu Pang, Junchao Wang, Shaoquan Wang (2012)

> Home

Details and statistics

DOI: 10.1109/BMEI.2012.6513214

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/bmei/PangWW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/bmei/PangWW12
Yu Pang, Junchao Wang, Shaoquan Wang:
A 16-bit carry skip adder designed by reversible logic. BMEI 2012: 1332-1335

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.