Yu Pang, Junchao Wang, Shaoquan Wang: A 16-bit carry skip adder designed by reversible logic. BMEI 2012: 1332-1335