"A1RL: Approximate 1-Row-LUT-Based Low-Power Signed Multipliers for DSP and ..."

Zainab Aizaz et al. (2023)

> Home

Details and statistics

DOI: 10.1109/APCCAS60141.2023.00062

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/AizazKKSV23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/AizazKKSV23
Zainab Aizaz, Kavita Khare, Mohd Anas Khan, Mahesh Kumar Singh, Vaithiyanathan Dhandapani:
A1RL: Approximate 1-Row-LUT-Based Low-Power Signed Multipliers for DSP and Machine Learning Applications on FPGAs. APCCAS 2023: 241-245

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.