default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID18. MBMV 2015: Chemnitz, Germany
- Ulrich Heinkel, Daniel Kriesten, Marko Rößler:
Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, MBMV 2015, Chemnitz, Germany, March 3-4, 2015. Sächsische Landesbibliothek 2015, ISBN 978-3-00-048889-4 - Christian Schott, Marko Rößler, Ulrich Heinkel:
Verfahren zur Assertion basierten Verifikation bei der High-Level-Synthese. MBMV 2015: 5-13 - Matteo Michel, Johannes Koesters, Benedikt Geukes:
Modulare Verifikation von Non-Mainline Chip-Level Funktionen. MBMV 2015: 14-19 - Thilo Vörtler, Benny Höckner, Petra Hofstedt, Thomas Klotz:
Formale Verifikation von eingebetteter Software für das Betriebssystem Contiki unter Berücksichtigung von Interrupts. MBMV 2015: 20-29 - Karsten Scheibler, Leonore Winterer, Ralf Wimmer, Bernd Becker:
Towards Verification of Artificial Neural Networks. MBMV 2015: 30-40 - Chris Drechsler, Matthias Sauppe, Christian Pätz, Ulrich Heinkel:
SpecScribe - ein pragmatisch einsetzbares Werkzeug zum Anforderungsmanagement. MBMV 2015: 41-49 - Xian Li, Klaus Schneider:
A Counterexample-Guided Approach to Symbolic Simulation of Hybrid Systems. MBMV 2015: 50-62 - Philipp Gorski, Tim Wegner, Dirk Timmermann:
Evaluation of a software-based centralized traffic management inside run-time reconfigurable regions-of-interest of a mesh-based Network-on-Chip topology. MBMV 2015: 63-72 - Sören Schreiner, Kim Grüttner, Sven Rosinger, Wolfgang Nebel:
Ein Verfahren zur Bestimmung eines Powermodells von Xilinx MicroBlaze MPSoCs zur Verwendung in Virtuellen Plattformen. MBMV 2015: 73-82 - Xiao Pan, Javier Moreno, Christoph Grimm:
Modeling Power Consumption for Design of Power- and Noise-Aware AMS Circuits. MBMV 2015: 83-92 - Joakim Urdahl, Dominik Stoffel, Wolfgang Kunz:
Architectural System Modeling for Correct-by-Construction RTL Design. MBMV 2015: 93-104 - Alexander Biewer, Peter Munk, Jens Gladigau, Christian Haubelt:
On the Influence of Hardware Design Options on Schedule Synthesis in Time-Triggered Real-Time Systems. MBMV 2015: 105-114 - Sebastian Graf, Michael Glaß, Jürgen Teich:
Symbolic Message Routing for Multi-Objective Optimization of Automotive E/E Architecture Component Platforms. MBMV 2015: 115-124 - Alexander Nitsch, Benjamin Beichler, Frank Golatowski, Christian Haubelt:
Model-based Systems Engineering with Matlab/Simulink in the Railway Sector. MBMV 2015: 125-134 - Lei Yang, Erik Markert, Ulrich Heinkel:
A new Mapping Method from Fuzzy Logic System into Fuzzy Automaton. MBMV 2015: 135-144 - Stefan Müller, Dennis Hospach, Joachim Gerlach, Oliver Bringmann, Wolfgang Rosenstiel:
Framework for Varied Sensor Perception in Virtual Prototypes. MBMV 2015: 145-154 - Aquib Rashid, Wolfram Hardt:
HOPE: Hardware Optimized Parallel Execution. MBMV 2015: 155-159 - Heinz Riener, Michael Kirkedal Thomsen, Görschwin Fey:
Execution Tracing of C Code for Formal Analysis (Extended Abstract). MBMV 2015: 160-164 - Nils Przigoda, Robert Wille, Rolf Drechsler:
Verbesserung der Fehlersuche in inkonsistenten formalen Modellen (Erweiterte Zusammenfassung). MBMV 2015: 165-172 - Tobias Strauch:
Deriving AOC C-Models from D&V Languages for Single- or Multi-Threaded Execution Using C or C++. MBMV 2015: 173-182
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-05-17 00:00 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
