default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDCF 2026: Catania, Italy
- Proceedings of the 23rd ACM International Conference on Computing Frontiers, CF 2026, Catania, Italy, May 19-21, 2026. ACM 2026, ISBN 979-8-4007-2568-5
Keynotes
- Eren Kurshan:
Architecturally Aligned Trustworthy AI: Substrate and System Design Strategies for Next Generation AI: Keynote. 1-8 - Lana Josipovic:
Bridging the gap between software and hardware. 9
Full and Short Papers Best Paper Candidates
- Ranganath Selagamsetty, Joshua San Miguel, Mikko H. Lipasti:
StAccato: Reducing the Performance Penalty of Randomness. 10-19 - Munawira Kotyad, Yashvardhan Rathore, Ganesh Sai Shanmukhi, Virendra Singh:
FlIP: Flow-Based Instruction Processing for Out-of-Order Scheduling in GPGPUs. 20-28 - Yue Jin, Yibin Xu, Han Wang, Tianyue Lu, Mingyu Chen:
LightSerial: Accelerating In-Process Isolation via Implicit Dependency Exposure. 29-38
RISC-V
- Meinhard Kissich, Daniel Traussnig, Marcel Baunach:
Implications of Supporting Compressed Instructions in Area-Optimized Bit-Serial RISC-V Cores. 39-48 - Nikolaos Tampouratzis, Ioannis Papaefstathiou:
An Open-Source Distributed Simulation Framework for RISC-V Systems incorporating Vector and Cryptographic Extensions. 49-57 - Paul Allaire, Mickaël Dardaillon, Thibaut Marty, Alfonso Rodríguez, Andrés Otero, Karol Desnos:
Accuracy-Performance-Resources Trade-Offs in RISC-V Microarchitectures for Genetic Programming. 58-66 - Giorgio Cora, Arash Amini Bardpareh, Gonzalo Miguel Joaquin Fernandez Lobo, Corrado De Sio, Sarah Azimi, Andrea Stanco, Luca Sterpone:
Robust Quantum Communication for Space Systems Through an Heterogeneous RISC-V based FPGA/SoC Platform. 67-70 - Amirhossein Kiamarzi, Samuele Colmi, Yvan Tortorella, Angelo Garofalo, Davide Rossi, Giuseppe Tagliavini:
Threads or Vectors? Evaluating SPMD and Vector Accelerators for Resource Constrained RISC-V Architectures. 71-79 - Luca Donato, Tommaso Spagnolo, Cristina Silvano:
SMX: A RISC-V ISA Extension for Scale-Adaptive Quantized Softmax. 80-89
Energy Effciency and Sustainability
- Jeffrey Spaan, Kuan-Hsun Chen, Ana Lucia Varbanescu:
How Much Energy Is Wasted in LLM operations? Evidence from Kernel-Level DVFS. 90-100 - Antonio del Vecchio, Giacomo Madella, Roberto Diversi, Andrea Bartolini:
Compact Thermal and Power Models for Manycore Multichiplet Architectures: A Case Study on Intel Sapphire Rapids Processor. 101-108 - Giovanni B. Esposito, Francesco Antici, Daniele Cesarini, Andrea Bartolini:
SeT-Diff: Towards Semantic Foundation Models for HPC Telemetry and Time-Series. 109-112 - Radu Nicolae, Dante Niewenhuis, Sacheendra Talluri, Alexandru Iosup:
M3SA: Exploring Datacenter Performance and Climate-Impact with Multi- and Meta-Model Simulation and Analysis. 113-117
Performance Optimization
- Ahmad Moh'd Saleh A. Belbeisi, Majid Salimi Beni, Thomas Erbesdobler, Ehab Saleh, Matthew Tovey, Amir Raoofy, Josef Weidendorfer:
Simulating MPI Collectives on Tofino Smart Switches in SimGrid. 118-121 - Yuan Yao, Shiming Li, Rashid Aligholipour, Stefanos Kaxiras:
NoCWalk: In-Network Page Walks for Efficient Pointer-Chasing Workloads on Multicores. 122-132 - Zheng Zhang, Minzhong Luo:
A QSP Matrix Multiplication Method for Phase Factor Recovery. 133-139
FPGA
- Fei Cao, Weiping Yao, Chaobing Wang:
D3OF: DRL-Driven Dual-Layer Dynamic Obfuscation Framework for FPGAs. 140-148 - Jebacyril Arockiaraj, Dhruv Parikh, Viktor Prasanna:
Efficient and Accurate Graph Classification with Hyperdimensional Computing on FPGA. 149-159 - Bin Zheng, Yujie Peng, Zhenkai Sun, Jianxin Wang, Jin Wang:
LSFAF: A Layer-Sharing and FPGA-Accelerated Framework for Fast Collaborative Inference in Edge Scenarios. 160-168 - Van-Quan Pham, Adrien Prost-Boucle, Olivier Muller, Frédéric Pétrot:
Network Folding for Resource-Efficient Implementation of Stream-Dataflow Deep Neural Network Inference on FPGAs. 169-178
Accelerators
- Xiaokun Pei, Zhuolun Jiang, Mingyu Chen, Songyue Wang, Tianyue Lu:
AExec: Asynchronous Multi-accelerator Execution and Management Mechanism. 179-187 - Kunal Kishore, Manish Nagaraju, Anshul Raghavendra Katti, Nandan Venkataramana Bhat, Pramod Udupa, Shikha Tripathi, TSB Sudarshan:
SABRE: A Compression-Aware BF16 Accelerator for Neuromorphic Attention. 188-196 - Marco Bertuletti, Yichao Zhang, Alessandro Vanelli-Coralli, Luca Benini:
A 8.4 TFLOPS@16b/4.3W General-Purpose Programmable Accelerated Cluster for AI-Native RAN. 197-200 - Dhananjay Rao Thallikar Shyam, Shashank Nag, Lizy K. John:
HMix : An Efficient Hardware Accelerator for Quantized MLP-Mixer Inference. 201-209 - Manuele Rusci, Mohamed Amine Hamdi, Daniele Jahier Pagliari, Francesco Conti, Alessio Burrello:
A System-Level Performance Analysis of On-Device Learning on an Ultra-Low-Power Edge System. 210-213
Storage and Memory
- Luyang Ni, Jiexiong Xu, Yiquan Chen, Yijing Wang, Wenzhi Chen:
Ada-Store: An Adaptive Load-aware Hybrid Storage Architecture for Bursty Workloads. 214-221 - Yue Ma, Ying Jing, Peng He, Fangming Liu, Sheng Zhang:
Hardware-Constrained Online Coordination for Hybrid CXL-RDMA Disaggregated Memory. 222-231 - Emanuele Venieri, Simone Manoni, Alberto Florian, Jaehyun Park, Kyomin Sohn, Andrea Bartolini:
AME-PIM: Can Memory be Your Next Tensor Accelerator? 232-240 - Upasna, Venkata Kalyan Tavva:
Strata: Proactive Page Placement in Hybrid Memory Systems. 241-244
Frontier Computing: Quantum and Edge
- Rajeswari Suance P. S, Akansh Khandelwal, Surankan De, Satyajit Das, John Jose, Maurizio Palesi:
Topology and Reliability Aware Qubit Mapping for Quantum Core Systems. 245-253 - Simone Perriello, Alessandro Barenghi, Gerardo Pelosi:
Quantum Walks for Collision-Based Information Set Decoding. 254-262 - Jichang Dong, Bao Li, Yusong Tan:
Similarity-Aware Function Pre-Loading for Serverless Inference. 263-266 - Yunna Cui, Liwei Shen, Mingming Hu, Boxiong Zhang, Tieying Li:
PrudentCaster: A Tunable Broadcast Gossip Framework for Mobile Edge Synchronization. 267-270
LLMs: Training, Performance Portability and Applications
- Qiang Wang, Hao Zheng, Yiru Liu, Fan Yang, Jiachen Liu, Chaojun Deng, Ziheng Wang, Xiaoshe Dong:
A Portable GPU Kernel Performance Modeling Method Based on LLVM IR Dynamic Feature Prediction. 271-279 - Dong Liu, Yanxuan Yu, Ben Lengerich, Ying Nian Wu:
MKA: Memory-Keyed Attention for Efficient Long-Context Reasoning. 280-289 - Shi Chen, Junsheng Chang, Yang Guo, Li Shen:
Row-wise Inter-Phase Pipelining for Hardware-Efficient GCN Acceleration. 290-298 - Srinija Ramichetty, Mahmoud Abumandour, Alaa R. Alameldeen, Guru Venkataramani:
EnsembleHealer: Autonomous Recovery from Model Poisoning in Decentralized Federated Learning. 299-308 - Beau Johnston, Niteya Shah, Wu-chun Feng:
On the Efficacy of PyTorch for High-Performance Computing: A Case Study in Computational Physics. 309-317 - Pavithra Neelamegam, S. Jaya Nirmala:
Parameter-Efficient and Imbalance-Aware Fine-Tuning for Rhetorical Role Classification in Legal Judgments. 318-322 - Max Ramstad, Nicolas Bohm Agostini, Antonino Tumeo:
LLM-Driven Optimization for High-Level Synthesis. 323-326 - Wendi Cheng, Xiao Zhang, Xiaonan Zhao, Xiaoling Shu, Jinjiang Wang, Shujie Han:
wdCP: Windowed Incremental Checkpointing for Efficient and Bounded LLM Recovery. 327-330
Poster Papers
- Giorgio Cora, Morgana Duni, Corrado De Sio, Sarah Azimi, Luca Sterpone:
POSTER: A Reliable Multi-FPGA RISC-V Based Cluster for Space AI Inference. 331-332 - Haobin Zheng:
POSTER: A Chip-level Monitoring Framework for Enhancing PCIe Observability. 333-334 - Nadia Spatari:
POSTER: AI Act Sandboxes: A Safety-by-Co-Design Framework. 335-336 - Munawira Kotyad, Ganesh Sai Shanmukhi, Yashvardhan Rathore, Virendra Singh:
POSTER: Bypassing Blocking Instructions to enable Out-Of-Order Execution in GPGPUs. 337-338 - Mohd Ariful Haque, Fahad Rahman, Kishor Datta Gupta, Khalil Shujaee, Roy George:
POSTER: TinyLLM: Evaluation and Optimization of Small Language Models for Agentic Tasks on Edge Devices. 339-340 - Abolfazl Sajadi, Nusa Zidaric, Todor Stefanov, Nele Mentens:
POSTER: Security and Cost Trade-offs of Side-Channel Countermeasures for AES Software on RISC-V SoCs. 341-342 - Job van wee, Yawar Rasheed, G. A. Gillani:
POSTER: Toward Energy-Efficient Approximate Computing for Mixture-of-Experts Based CNN Inference. 343-344 - Mirna Elbestar, Mariam Dawoud, Soumaia Al Ayyat, Sara Singergy, Sherif G. Aly:
POSTER: Measuring What Matters: Advancing Green Computing Through the Green Work Efficiency (GWE) Metric. 345-346 - Cory Davis, Patrick M. Stockton, Eugene B. John, Jeeho Ryoo, Ebod Shojaei:
POSTER: Hardware Acceleration for Graph Neural Networks. 347-348 - Jeffrey Spaan, Kuan-Hsun Chen, Ana Lucia Varbanescu:
POSTER: Enabling Fine-Grain DVFS for Multi-Kernel GPU Workloads. 349-350 - Francesco Giulio Blanco, Enrico Russo, Maurizio Palesi, Davide Patti:
POSTER: Reinforcement Learning-based QoS-aware Online Scheduling for Multi-Tenant DNN Inference on Heterogeneous Accelerators. 351-352 - Kun Qin, Aswathy Nedumpalli Sankaranarayanan, Taiki Okano, Martin Schulz, Carsten Trinitis:
POSTER: Towards a RISC-V-based SmartNIC Architecture on FPGA. 353-354
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2026-07-06 02:05 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
