Marco Solinas: Cache Architectures for Wire-Delay Dominated CMP Systems. University of Pisa, Italy 2009