"Design and Analysis of Low Power Staircase Decoder Using Configurable ..."

Selciya Selvan, M. Bharathi (2026)

> Home

Details and statistics

DOI: 10.1007/S11265-026-01984-Z

access: closed

type: Journal Article

metadata version: 2026-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/SelvanB26
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/SelvanB26
Selciya Selvan, M. Bharathi:
Design and Analysis of Low Power Staircase Decoder Using Configurable Pipeline Stages and Asynchronous Control Mechanism. J. Signal Process. Syst. 98(1): 13 (2026)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.