


default search action
"Optimizing the Number of Parallel SiC MOSFET Chips in a Wireless Power ..."
Tatsuya Yanagi et al. (2025)
- Tatsuya Yanagi

, Ken Nakahara
, Sakahisa Nagai
, Osamu Shimizu
, Hiroshi Fujimoto
:
Optimizing the Number of Parallel SiC MOSFET Chips in a Wireless Power Transfer Inverter With Pulse Width Control. IEEE Trans. Ind. Electron. 72(9): 8995-9004 (2025)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID













