"Real-Time Low-Power FPGA Architecture for Stereo Vision."

Luca Puglia, Mario Vigliar, Giancarlo Raiconi (2017)

> Home

Details and statistics

DOI: 10.1109/TCSII.2017.2691675

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/PugliaVR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/PugliaVR17
Luca Puglia, Mario Vigliar, Giancarlo Raiconi:
Real-Time Low-Power FPGA Architecture for Stereo Vision. IEEE Trans. Circuits Syst. II Express Briefs 64-II(11): 1307-1311 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.