"Delay-Time Modeling for ED MOS Logic LSI."

Takeshi Tokuda et al. (1983)

> Home

Details and statistics

DOI: 10.1109/TCAD.1983.1270030

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/TokudaOSOE83
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/TokudaOSOE83
Takeshi Tokuda, Kaoru Okazaki, Kazuhiro Sakashita, Isao Ohkura, Tatsuya Enomoto:
Delay-Time Modeling for ED MOS Logic LSI. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2(3): 129-134 (1983)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.