"Characterizing a RISC-V SRAM-based FPGA implementation against Single ..."

Alexis Ramos, Juan Antonio Maestro, Pedro Reviriego (2017)

> Home

Details and statistics

DOI: 10.1016/J.MICROREL.2017.09.007

access: closed

type: Journal Article

metadata version: 2025-05-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mr/RamosMR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mr/RamosMR17
Alexis Ramos, Juan Antonio Maestro, Pedro Reviriego:
Characterizing a RISC-V SRAM-based FPGA implementation against Single Event Upsets using fault injection. Microelectron. Reliab. 78: 205-211 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.