"A design of 96 GS/s 7-bit DAC for high-speed wireline transmitter in 28-nm ..."

Junfei Deng et al. (2025)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2025.106863

access: closed

type: Journal Article

metadata version: 2026-05-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/DengLHDLL25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/DengLHDLL25
Junfei Deng, Huolian Liu, Chenxi Han, Li Dang, Hongzhi Liang, Shubin Liu:
A design of 96 GS/s 7-bit DAC for high-speed wireline transmitter in 28-nm CMOS. Microelectron. J. 166: 106863 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.