Cosimo Antonio Prete: RST cache memory design for a highly coupled multiprocessor system. IEEE Micro 11(2): 16-19 (1991)