"Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive ..."

Jaeduk Han et al. (2017)

> Home

Details and statistics

DOI: 10.1109/JSSC.2017.2740268

access: closed

type: Journal Article

metadata version: 2022-10-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HanSLA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HanSLA17
Jaeduk Han, Nicholas Sutardja, Yue Lu, Elad Alon:
Design Techniques for a 60-Gb/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65-nm CMOS Technology. IEEE J. Solid State Circuits 52(12): 3474-3485 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.