"VHDL/S - integrating statecharts, timing diagrams, and VHDL."

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

Johannes Helbig et al. (1993)

> Home

Details and statistics

DOI: 10.1016/0165-6074(93)90197-S

access: closed

type: Journal Article

metadata version: 2020-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/HelbigSDDK93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/HelbigSDDK93
Johannes Helbig, Rainer Schlör, Werner Damm, Gert Döhmen, Peter Kelb:
VHDL/S - integrating statecharts, timing diagrams, and VHDL. Microprocess. Microprogramming 38(1-5): 571-580 (1993)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.