"Hardware architecture optimization for high-frequency zeroing and LFNST in ..."

Junxiang Zhang et al. (2024)

> Home

Details and statistics

DOI: 10.1007/S11554-024-01470-4

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jrtip/ZhangSPWQHN24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/ZhangSPWQHN24
Junxiang Zhang, Qinghua Sheng, Rui Pan, Jiawei Wang, Kuan Qin, Xiaofang Huang, Xiaoyan Niu:
Hardware architecture optimization for high-frequency zeroing and LFNST in H.266/VVC based on FPGA. J. Real Time Image Process. 21(3): 90 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.