"Sampling Correlation Sources for Timing Yield Analysis of Sequential ..."

Lee-eun Yu et al. (2011)

> Home

Details and statistics

DOI: 10.1142/S0218126611008043

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/YuSPLS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/YuSPLS11
Lee-eun Yu, Changsik Shin, Seungwhun Paik, Jing-Jia Liou, Youngsoo Shin:
Sampling Correlation Sources for Timing Yield Analysis of Sequential Circuits with Clock Networks. J. Circuits Syst. Comput. 20(8): 1547-1569 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.