"Design of a High Performance 1 Kb SRAM Array Using Proposed Soft Error ..."

R. Manoj Kumar, P. V. Sridevi (2022)

> Home

Details and statistics

DOI: 10.1142/S0218126622502401

access: closed

type: Journal Article

metadata version: 2022-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/KumarS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/KumarS22
R. Manoj Kumar, P. V. Sridevi:
Design of a High Performance 1 Kb SRAM Array Using Proposed Soft Error Hardened 12T SRAM Cell. J. Circuits Syst. Comput. 31(14): 2250240:1-2250240:25 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.