Yeun-Renn Ting, Erl-Huei Lu, Jau-Yien Lee: Low complexity bit-parallel systolic architecture for computing <i>C+AB</i><sup>2</sup> over a class of GF(2<sup><i>m</i></sup>). Integr. 37(3): 167-176 (2004)