"A 65nm CMOS Ramp Generator Design and its Application Towards a BIST ..."

Guillaume Renaud et al. (2016)

> Home

Details and statistics

DOI: 10.1007/S10836-016-5599-8

access: closed

type: Journal Article

metadata version: 2023-06-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/RenaudBLSMLN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/RenaudBLSMLN16
Guillaume Renaud, Manuel J. Barragán, Asma Laraba, Haralampos-G. D. Stratigopoulos, Salvador Mir, Hervé Le Gall, Hervé Naudet:
A 65nm CMOS Ramp Generator Design and its Application Towards a BIST Implementation of the Reduced-Code Static Linearity Test Technique for Pipeline ADCs. J. Electron. Test. 32(4): 407-421 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.