"Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits."

Tsai-Chieh Chen et al. (2021)

> Home

Details and statistics

DOI: 10.1007/S10836-021-05963-Z

access: closed

type: Journal Article

metadata version: 2021-12-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/ChenPHTLLC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/ChenPHTLLC21
Tsai-Chieh Chen, Chia-Cheng Pai, Yi-Zhan Hsieh, Hsiao-Yin Tseng, Chien-Mo James Li, Tsung-Te Liu, I-Wei Chiu:
Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits. J. Electron. Test. 37(4): 453-471 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.