"Time Constrained Verification of Analog Circuits using Model-Checking ..."

Darius Grabowski et al. (2005)

> Home

Details and statistics

DOI: 10.1016/J.ENTCS.2006.01.026

access: open

type: Conference or Workshop Paper

metadata version: 2023-01-20

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/entcs/GrabowskiPHB06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/entcs/GrabowskiPHB06
Darius Grabowski, Daniel Platte, Lars Hedrich, Erich Barke:
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms. FAC 2005: 37-52

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.