"ASIC Design and Implementation of Fast 2D Gaussian Filter Chip Using ..."

Utsab Dhara et al. (2026)

> Home

Details and statistics

DOI: 10.1007/S00034-025-03318-Z

access: closed

type: Journal Article

metadata version: 2026-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/DharaCGR26
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/DharaCGR26
Utsab Dhara, Subhrajyoti Choudhury, Sudip Ghosh, Hafizur Rahaman:
ASIC Design and Implementation of Fast 2D Gaussian Filter Chip Using Approximate Computing. Circuits Syst. Signal Process. 45(3): 2123-2138 (2026)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.