Challa Muralikrishna Yadav, B. Naresh Kumar Reddy: Energy-aware and latency-constrained NoC mapping in FPGA-enabled high performance distributed computing. Computing 108(7): 96 (2026)