"High-Speed Virtual Logic Network on Chip Router Architecture for Various ..."

E. Lakshmi Prasad, M. N. Giri Prasad, A. R. Reddy (2018)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2018.02.019

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/PrasadPR18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/PrasadPR18
E. Lakshmi Prasad, M. N. Giri Prasad, A. R. Reddy:
High-Speed Virtual Logic Network on Chip Router Architecture for Various Topologies. Comput. Electr. Eng. 67: 536-550 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.