"Derating based hardware optimizations in soft error tolerant designs."

V. Prasanth, Virendra Singh, Rubin A. Parekhji (2012)

> Home

Details and statistics

DOI: 10.1109/VTS.2012.6231067

access: closed

type: Conference or Workshop Paper

metadata version: 2025-07-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vts/PrasanthSP12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/PrasanthSP12
V. Prasanth, Virendra Singh, Rubin A. Parekhji:
Derating based hardware optimizations in soft error tolerant designs. VTS 2012: 282-287

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.