Basavaraj Talwar, Shailesh Kulkarni, Bharadwaj Amrutur: Latency, Power and Performance Trade-Offs in Network-on-Chips by Link Microarchitecture Exploration. VLSI Design 2009: 163-168