"Simultaneous Module Selection and Scheduling for Power-Constrained Testing ..."

C. P. Ravikumar, Gaurav Chandra, Ashutosh Verma (2000)

> Home

Details and statistics

DOI: 10.1109/ICVD.2000.812650

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/RavikumarCV00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/RavikumarCV00
C. P. Ravikumar, Gaurav Chandra, Ashutosh Verma:
Simultaneous Module Selection and Scheduling for Power-Constrained Testing of Core Based Systems. VLSI Design 2000: 462-467

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.