Leneesh Raghavan, Ting Wu: Architectural Comparison of Analog and Digital Duty Cycle Corrector for High Speed I/O Link. VLSI Design 2010: 270-275