


default search action
"A Sub-0.5V Reliability Aware-Negative Bitline Write-Assisted 8T DP-SRAM ..."
Vinay Kumar et al. (2017)
- Vinay Kumar

, Nikhil Puri, Sudhir Kumar, Sumit Srivastav:
A Sub-0.5V Reliability Aware-Negative Bitline Write-Assisted 8T DP-SRAM and WL Strapping Novel Architecture to Counter Dual Patterning Issues in 10nm FinFET. VLSID 2017: 269-274

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID












