"A 12-Bit 31.1UW 1MS/S SAR ADC with On-Chip Input-Signal-Independent ..."

Junhua Shen et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2018.8502325

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/ShenSLC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/ShenSLC18
Junhua Shen, Akira Shikata, Anping Liu, Frederick Chalifoux:
A 12-Bit 31.1UW 1MS/S SAR ADC with On-Chip Input-Signal-Independent Calibration Achieving 100.4DB SFDR Using 256FF Sampling Capacitance. VLSI Circuits 2018: 91-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.