"A 1.4GHz 20.5Gbps GZIP decompression accelerator in 14nm CMOS featuring ..."

Sudhir Satpathy et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8777934

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/SatpathySKGGAKA19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/SatpathySKGGAKA19
Sudhir Satpathy, Vikram B. Suresh, Raghavan Kumar, Vinodh Gopal, James Guilford, Mark A. Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Ram Krishnamurthy, Vivek De, Sanu Mathew:
A 1.4GHz 20.5Gbps GZIP decompression accelerator in 14nm CMOS featuring dual-path out-of-order speculative Huffman decoder and multi-write enabled register file array. VLSI Circuits 2019: 238-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.