"A 7b, 3.75ps resolution two-step time-to-digital converter in 65nm CMOS ..."

KwangSeok Kim et al. (2012)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2012.6243855

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/KimKYC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/KimKYC12
KwangSeok Kim, Young-Hwa Kim, Wonsik Yu, SeongHwan Cho:
A 7b, 3.75ps resolution two-step time-to-digital converter in 65nm CMOS using pulse-train time amplifier. VLSIC 2012: 192-193

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.