"SRAM Write- and Performance-Assist Cells for Reducing Interconnect ..."

Keonhee Cho et al. (2021)

> Home

Details and statistics

DOI: 10.23919/VLSICIRCUITS52068.2021.9492505

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/ChoCJOOKKCSSJ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/ChoCJOOKKCSSJ21
Keonhee Cho, Heekyung Choi, In Jun Jung, Ji Sang Oh, Tae Woo Oh, Ki-Ryong Kim, Giseok Kim, Taemin Choi, Changsoo Sim, Taejoong Song, Seong-Ook Jung:
SRAM Write- and Performance-Assist Cells for Reducing Interconnect Resistance Effects Increased with Technology Scaling. VLSI Circuits 2021: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.