Priyankar Talukdar: On logic depth per pipelining stage with power aware flop, wave and hybrid pipelining with gate size and area constraints. VDAT 2015: 1-6