"Operation-aware assist circuit design for improved write performance of ..."

Ekta Prajapati et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISVDAT.2014.6881063

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/PrajapatiYPS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/PrajapatiYPS14
Ekta Prajapati, Nandakishor Yadav, Manisha Pattanaik, G. K. Sharma:
Operation-aware assist circuit design for improved write performance of FinFET based SRAM. VDAT 2014: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.