"Design of a Programmable Delay Line with On-Chip Calibration to Achieve ..."

Kanika Monga et al. (2022)

> Home

Details and statistics

DOI: 10.1007/978-3-031-21514-8_34

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/MongaKC022
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/MongaKC022
Kanika Monga, Eesha Karnawat, Nitin Chaturvedi, S. Gurunarayanan:
Design of a Programmable Delay Line with On-Chip Calibration to Achieve Immunity Against Process Variations. VDAT 2022: 408-419

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.