


default search action
"Design and ASIC Implementation of Area Efficient UART Core in SCL 180nm ..."
Arjun J. M, Titto Anujan (2024)
- Arjun J. M

, Titto Anujan:
Design and ASIC Implementation of Area Efficient UART Core in SCL 180nm Technology. VDAT 2024: 1-5

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID













