"FPGA implementation of high speed reconfigurable filter bank for ..."

Sasha Garg, Sumit Jagdish Darak (2016)

> Home

Details and statistics

DOI: 10.1109/ISVDAT.2016.8064855

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/GargD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/GargD16
Sasha Garg, Sumit Jagdish Darak:
FPGA implementation of high speed reconfigurable filter bank for multi-standard wireless communication receivers. VDAT 2016: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.