"Electro-Thermal Analysis of Vertically Stacked Gate All Around Nano-sheet ..."

Arvind Bisht, Yogendra Pratap Pundir, Pankaj Kumar Pal (2022)

> Home

Details and statistics

DOI: 10.1007/978-3-031-21514-8_12

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vdat/BishtPP22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vdat/BishtPP22
Arvind Bisht, Yogendra Pratap Pundir, Pankaj Kumar Pal:
Electro-Thermal Analysis of Vertically Stacked Gate All Around Nano-sheet Transistor. VDAT 2022: 126-136

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.