"Enabling Fast and Highly Effective FPGA Design Process Using the CAPI SNAP ..."

Alexandre Castellane, Bruno Mesnet (2019)

> Home

Details and statistics

DOI: 10.1007/978-3-030-34356-9_25

access: closed

type: Conference or Workshop Paper

metadata version: 2019-12-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/supercomputer/CastellaneM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/supercomputer/CastellaneM19
Alexandre Castellane, Bruno Mesnet:
Enabling Fast and Highly Effective FPGA Design Process Using the CAPI SNAP Framework. ISC Workshops 2019: 317-329

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.