"A unified and pipelined hardware architecture for implementing intra ..."

Yuebing Jiang et al. (2014)

> Home

Details and statistics

DOI: 10.1109/SSIAI.2014.6806021

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ssiai/JiangLPE14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ssiai/JiangLPE14
Yuebing Jiang, Daniel Llamocca, Marios S. Pattichis, Gangadharan Esakki:
A unified and pipelined hardware architecture for implementing intra prediction in HEVC. SSIAI 2014: 29-32

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.