"Power and chip-area aware network-on-chip modeling for system on chip ..."

Masoud Oveis Gharan, Gul N. Khan (2014)

> Home

Details and statistics

DOI: 10.4108/ICST.SIMUTOOLS.2014.254626

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  authority control:
- export record
  dblp key:
  - conf/simutools/GharanK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/simutools/GharanK14
Masoud Oveis Gharan, Gul N. Khan:
Power and chip-area aware network-on-chip modeling for system on chip simulation. SimuTools 2014: 178-185

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.