"An efficient front-end for timing-directed parallel simulation of ..."

Zhenjiang Dong et al. (2014)

> Home

Details and statistics

DOI: 10.4108/ICST.SIMUTOOLS.2014.254638

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  authority control:
- export record
  dblp key:
  - conf/simutools/DongWRY14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/simutools/DongWRY14
Zhenjiang Dong, Jun Wang, George F. Riley, Sudhakar Yalamanchili:
An efficient front-end for timing-directed parallel simulation of multi-core system. SimuTools 2014: 201-206

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.