"Testing Real-Time Embedded Systems with Hardware-in-the-Loop Simulation ..."

José Claudio Vieira S. Junior, Alisson V. Brito, Tiago P. Nascimento (2015)

> Home

Details and statistics

DOI: 10.1109/SBESC.2015.34

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/sbesc/JuniorBN15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbesc/JuniorBN15
José Claudio Vieira S. Junior, Alisson V. Brito, Tiago P. Nascimento:
Testing Real-Time Embedded Systems with Hardware-in-the-Loop Simulation Using High Level Architecture. SBESC 2015: 142-147

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.