"FLYSIG: Dataflow Oriented Delay-Insensitive Processor for Rapid ..."

Wolfram Hardt, Bernd Kleinjohann (1998)

> Home

Details and statistics

DOI: 10.1109/IWRSP.1998.676682

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/rsp/HardtK98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/HardtK98
Wolfram Hardt, Bernd Kleinjohann:
FLYSIG: Dataflow Oriented Delay-Insensitive Processor for Rapid Prototyping of Signal Processing. International Workshop on Rapid System Prototyping 1998: 136-141

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.