"VHDL generator for a high performance convolutional neural network ..."

Muhammad K. A. Hamdan, Diane T. Rover (2017)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2017.8279827

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/reconfig/HamdanR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/HamdanR17
Muhammad K. A. Hamdan, Diane T. Rover:
VHDL generator for a high performance convolutional neural network FPGA-based accelerator. ReConFig 2017: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.