"Design and Simulation of a 64 Gb/s PAM-4 Wireline Receiver in 22 nm CMOS."

A. Cortiula et al. (2025)

Details and statistics

DOI: 10.1109/PRIME66228.2025.11203302

access: closed

type: Conference or Workshop Paper

metadata version: 2026-06-21